



RFLM-872113HC-761

X Band Medium Power Limiter Module: Ultra Low Flat Leakage & Fast Recovery Time

Features:

- X Band SMT Limiter Module: 9mm x 6mm x 2.5mm
- Frequency Range: 8.7 to 10.7 GHz
- High Average Power Handling: +42 dBm (CW) @ $T_{case}=+85^{\circ}C$
+44 dBm (CW) @ $T_{case}=+55^{\circ}C$
+50 dBm (Peak) @ $T_{case}=+85^{\circ}C$
- Peak Power
- Low Insertion Loss: <1.0 dB
- Return Loss: >15 dB
- Low Flat Leakage Power: <14 dBm
- Low Spike Energy Leakage: <0.5 ergs
- Ultra Fast Recovery Time: < 700 nsec
- DC Blocking Capacitors
- “Always On Protection”
 - - No external control lines or power supply required
- RoHS Compliant

Description

The RFLM-872113HC-761 SMT Silicon PIN Diode Limiter Module offers “Always On” High Power CW and Peak protection in the X-Band region. This Limiter Module is based on proven hybrid assembly technique utilized extensively in high reliability, mission critical applications. The RFLM-872113HC-761 offers excellent thermal characteristics in a compact, low profile 6mm x 9mm x 2.5mm package. It is designed for optimal small signal insertion loss permitting extremely low receiver noise figure while simultaneously offering excellent large input signal Flat Leakage protection for effective receiver protection in the X-Band frequency range.

The RFLM-872113HC-761 Limiter Module provides outstanding passive receiver protection (Always On) which protects against high Average power up to +42 dBm @ $T_{case}=+85^{\circ}C$, high Peak power up to +50 dBm (Peak) Pulse Width = 1 usec, Pulse Repetition Rate = 5%, $T_{case}=+85^{\circ}C$, maintains low flat leakage to less than 14 dBm (typ), and reduces Spike Leakage to less than 0.5 ergs (typ).

ESD and Moisture Sensitivity Rating

The RFLM-872113HC-761 Limiter Module carries a Class 1C ESD rating (HBM) and an MSL 1 moisture rating.

Thermal Management Features

The proprietary design methodology minimizes the thermal resistance from the PIN Diode junction to base plate (R_{THJ-A}) to less than **TBD °C/W**. The two stage limiter design employs a two stage detector circuit which enables ultra-fast turn on of the High Power PIN Diodes. This circuit topology coupled with the thermal characteristic of the substrate design enables the Limiter Module to reliably handling High Input RF Power up to +44 dBm CW and RF Peak Power levels up to +50 dBm (1 uSec pulse width @ 5.0% duty cycle) with base plate temperature at +85°C. The RFLM-872113HC-761 based substrate has been design to offer superior long term reliability in the customer's application by utilizing ultra-thin Au plating to combat Au embrittlement concerns.

Absolute Maximum Ratings

@ $Z_0=50\Omega$, $T_A=+25^\circ\text{C}$ as measured on the base ground surface of the device.

Parameter	Conditions	Absolute Maximum Value
Operating Temperature		-65°C to 125°C
Storage Temperature		-65°C to 150°C
Junction Temperature		175°C
Assembly Temperature	T = 30 seconds	260°C
RF Peak Incident Power	$T_{CASE}=85^\circ\text{C}$, source and load VSWR < 1.2:1, RF Pulse width = 1 usec, duty cycle = 5%, derated linearly to 0 W at $T_{CASE}=150^\circ\text{C}$ (note 1)	+50 dBm
RF CW Incident Power	$T_{CASE}=+85^\circ\text{C}$, source and load VSWR < 1.2:1, derated linearly to 0 W at $T_{CASE}=150^\circ\text{C}$ (note 1)	+44 dBm
θ_{JC} Thermal Resistance	From Diode Junction to bottom surface of package	TBD °C/W
RF Input & Output DC Block Capacitor Voltage Breakdown		100 V DC

Note 1: T_{CASE} is defined as the temperature of the bottom ground surface of the device.

Thermal Design Considerations

The design of the RFLM-872113HC-761 Limiter Module permits the maximum efficiency in thermal management of the PIN Diodes while maintaining extremely high reliability. Optimum Limiter performance and reliability of the device can be achieved by the maintaining the base ground surface temperature of less than 85°C.

There must be a minimal thermal and electrical resistance between the limiter module and ground. Adequate thermal management is required to maintain a T_{jc} at less than +175°C and thereby avoid adversely affecting the semiconductor reliability. Special care must be taken to assure that minimal voiding occurs in the solder connection beneath the RFLM-871113HC-761.

RFLM-872113HC-761 Electrical Specifications

@ $Z_0=50\Omega$, $T_A=+25^\circ\text{C}$ as measured on the base ground surface of the device.

Parameters	Symbol	Test Conditions	Min Value	Typ Value	Max Value	Units
Frequency	F	$8.7\text{ GHz} \leq F \leq 10.7\text{ GHz}$	8.7		10.7	GHz
Insertion Loss	IL	$8.7\text{ GHz} \leq F \leq 10.7\text{ GHz}$, $P_{in} = -10\text{ dBm}$			1.0	dB
Insertion Loss Rate of Change vs Operating Temperature	ΔIL	$8.7\text{ GHz} \leq F \leq 10.7\text{ GHz}$, $P_{in} \leq -10\text{ dBm}$		0.005		dB/°C
Return Loss	RL	$8.7\text{ GHz} \leq F \leq 10.7\text{ GHz}$, $P_{in} = -10\text{ dBm}$	15	17		dB
Peak Incident Power	$P_{inc(PK)}$	RF Pulse = 1 usec, duty cycle = 5%, $t_{rise} \leq 3\mu\text{s}$, $t_{fall} \leq 3\mu\text{sec}$			+50	dBm
CW Incident Power	$P_{inc(CW)}$	$8.7\text{ GHz} \leq F \leq 10.7\text{ GHz}$ $T_{case} = +85^\circ\text{C}$			+42	dBm
CW Incident Power	$P_{inc(CW)}$	$8.7\text{ GHz} \leq F \leq 10.7\text{ GHz}$ $T_{case} = +55^\circ\text{C}$			+44	dBm
Flat Leakage	FL	$P_{in} = +57\text{ dBm}$, RF Pulse width = 1 us, duty cycle = 5%, $t_{rise} \leq 3\text{ us}$, $t_{fall} \leq 3\text{ us}$			14	dBm
Spike Leakage	SL	$P_{in} = +57\text{ dBm}$, RF Pulse width = 1 us, duty cycle = 5%			0.5	erg
Recovery Time	T_R	50% falling edge of RF Pulse to 1 dB IL, $P_{in} = +57\text{ dBm}$ peak, RF PW = 1 us, duty cycle = 5%, $t_{rise} \leq 3\mu\text{s}$, $t_{fall} \leq 3\mu\text{sec}$			700	nsec


Assembly Instructions

The RFLM-872113HC-761 may be attached to the printed circuit card using solder reflow procedures using either RoHS or Sn63/ Pb37 type solders per the Table and Temperature Profile Graph shown below:


Profile Parameter	Sn-Pb Assembly Technique	RoHS Assembly Technique
Average ramp-up rate (T_L to T_P)	3°C/sec (max)	3°C/sec (max)
Preheat		
Temp Min (T_{smin})	100°C	100°C
Temp Max (T_{smax})	150°C	150°C
Time (min to max) (t_s)	60 – 120 sec	60 – 180 sec

T_{smax} to T_L Ramp up Rate		3°C/sec (max)
Peak Temp (T_P)	225°C +0°C / -5°C	260°C +0°C / -5°C
Time within 5°C of Actual Peak Temp (T_P)	10 to 30 sec	20 to 40 sec
Time Maintained Above: Temp (T_L) Time (t_L)	183°C 60 to 150 sec	217°C 60 to 150 sec
Ramp Down Rate	6°C/sec (max)	6°C/sec (max)
Time 25°C to T_P	6 minutes (max)	8 minutes (max)

Solder Re-Flow Time-Temperature Profile



RFLM-872113HC-761 Limiter Module Foot Print Drawing



Notes:

- 1) Plain surface is the RF, DC and Thermal ground. In user's end application this surface temperature must be managed to meet the power handling requirements.
- 2) Back side metallization is thin Au termination plating to combat Au embrittlement (Au plated over Cu).

Part Number Ordering Detail:

The RFLM-872113HC-761 Limiter Module is available in either tube or Tape & Reel format.

Part Number	Description	Packaging
RFLM-872113HC-761	X-Band Limiter with Input & Output DC Blocking Caps	Tube
RFLM-872113HC-761TR	X-Band Limiter with Input & Output DC Blocking Caps	TR (250 pcs)